Bit-Level Optimization for High-Level Synthesis and FPGA-Based Acceleration


*MicroProcessor Research and Development Center, Peking University, Beijing, PRC
† Computer Science Department, University Of California, Los Angeles, CA 90095, USA
PKU/UCLA Joint Research Institute in Science and Engineering, cong@cs.ucla.edu
‡ AutoESL Design Technologies, Los Angeles, CA 90064, USA

{zhangjiyu,tanmingxing,liuxianhua, chengxu}@mprc.pku.edu.cn
{zhiruz,zhouzheng}@autoesl.com

ABSTRACT
Automated hardware design from behavior-level abstraction has drawn wide interest in the FPGA-based acceleration and configurable computing research field. However, for many high-level programming languages, such as C/C++, the description of bitwise access and computation is not as direct as hardware description languages, and high-level synthesis of algorithmic descriptions may generate suboptimal implementations for bitwise computation-intensive applications. In this paper we introduce a bit-level transformation and optimization approach to assisting high-level synthesis of algorithmic descriptions. We introduce a bit-flow graph to capture bit-value information. Analysis and optimizing transformations can be performed on this representation, and the optimized results are transformed back to the standard data-flow graphs extended with a few instructions representing bitwise access. This allows high-level synthesis tools to automatically generate circuits with higher quality. Experiments show that our algorithm can reduce slice usage by 29.8% on average for a set of real-life benchmarks on Xilinx Virtex-4 FPGAs. In the meantime, the clock period is reduced by 13.6% on average, with an 11.4% latency reduction.

Categories and Subject Descriptors
B.5.2 [Hardware]: Design Aids – automatic synthesis

General Terms
Algorithms, Design

Keywords
Bit-Level Optimization, High-Level Synthesis, FPGA

1. INTRODUCTION
Customized hardware accelerators based on FPGAs have been gaining wide attention in the past few years (e.g. [8-10]). Today, modern FPGAs allow users to exploit parallelism in applications by hundreds of thousands of logic cells and prefabricated IPs [1] to assist general-purpose processors in exploiting performance in many application areas. For reconfigurable computing, C/C++ based high-level specification is much more preferred to RTL specification. A number of C-to-FPGA synthesis or high-level synthesis (HLS) tools have been developed recently (e.g. [5, 7, 14, 17]). However, high-quality RTL implementations may be difficult to achieve automatically, when the bitwise operations are written in C/C++.

Bitwise operations are used extensively in many application domains, such as cryptography and telecommunications, etc. However, most of the general-purpose processors and high-level software programming languages (e.g. C/C++) do not support bitwise memory accesses and require a series of load/shift/mask/store instructions to implement simple bitwise operations, such as bit accessing and bit setting. When such programs are provided to C-to-FPGA synthesis tools, it may generate inefficient RTL code.

Figure 1 shows a motivational example with a bit reversing function. The C description of this algorithm is shown in Figure 1(a), where the bit_reverse function takes a 32-bit integer as input and yields an output in the reverse bit order. The data-flow graph (DFG) for the unrolled function is shown in Figure 1(b), while the optimal implementation is shown in Figure 1(c). We can see clearly that the direct implementation based on the data-flow graph would use many more logical components and also have a longer latency compared to the optimal one, which only uses 32 wires to link the bits directly in the reverse order.

The RTL code for such bit operations generated directly from high-level software programming languages may not be efficient. It is possible that the downstream RTL synthesis tool can remove some inefficiency in such RTL code. But the scope of RTL synthesis tools is much limited. For example, if the bit operations expressed in and/or/shift operations lead to large area exceeding the area constraint, the HLS may choose to reduce the area, at the cost of large latency, and insert pipeline registers to improve the throughput. The pipeline registers will limit the scope of RTL optimization, making it impossible to recover the optimal design as shown in Figure 1(c). Thus it is often too late for the downstream RTL or logic synthesis and optimization techniques to make up for the QoR loss caused by the mistakes during compiler transformations. On the other hand, handling bit-level operations in C-to-RTL stage with low complexity can also save the RTL synthesis’s effort. Therefore, efficient bit-level
transformation and optimization at behavior-level are needed to assist hardware synthesis from algorithmic descriptions in high-level programming languages.

```c
int bit_reverse(int input)
{
    int i, output = 0;
    for (i = 0; i < 32; i++)
    {
        output |= (((input >> i) & 1) << (31 - i));
    }
    return output;
}
```

(a) C code for the bit_reverse function.

(b) Data-flow graph for unrolled bit_reverse function.

(c) Optimal implementation for the bit_reverse function.

![Graph](image)

**Figure 1: The bit reversing function.**

In this paper we propose a novel compiler optimization approach to automatically generate bitwise operations for high-level synthesis from the algorithmic descriptions in high-level programming languages. Specifically, we extend the data-flow graph with three operations (instructions) representing bitwise access to greatly facilitate the high-level synthesis to synthesize algorithmic description into efficient hardware. We propose an intermediate representation called the bit-flow graph (BFG) to analyze and optimize bitwise operations, and the optimized BFG is transformed to the extended data-flow graph for high-level synthesis. We observe that intuitive and efficient compiler transformations can have great impact on synthesis QoR of the bitwise-computation-intensive applications. Experiments show that our approach can achieve a 29.8% area reduction, 13.6% clock period reduction and 11.4% latency reduction on average for a set of real-world applications.

To our knowledge, this is the first work to systematically analyze and optimize bitwise operations to assist high-level synthesis and FPGA-based acceleration. The proposed techniques very well complement the previous high-level synthesis research which has been primarily focusing arithmetic-intensive applications (esp. DSP, image and video processing applications).

The remainder of the paper is organized as follows: In Section 2 we review the related work. Section 3 presents the problem statement. In Section 4 we describe our bit-level transformation and optimization approach. Section 5 presents experimental results. Section 6 concludes the discussion of current work and proposes future directions.

## 2. RELATED WORK

In this section we discuss previous work on optimization for bitwise computation-intensive applications.

Modern optimizing compilers can perform a series of transformation passes (typically in the form of peephole optimizations) to simplify logical operations [6, 16]. For example, algebraic simplifications and reassociation can be applied to Boolean and structure bit-field types using logical computation properties. Constant folding evaluates constant expressions at compile time and replaces variable references with constants. One of the main characteristics of these techniques is that they manipulate operands mainly at byte/word level and rarely analyze bit-value flow information. This is usually sufficient when the target is a general-purpose microprocessor. However, for application-specific hardware implementations, we may miss many important optimization opportunities that potentially lead to better solutions, especially for bitwise computation-intensive applications.

Several modern processors extend their instruction sets to accelerate bitwise operations. The counting-leading-ones, counting-leading-zeros and counting-set-bits instructions are such extensions existing on some general-purpose processors. Hilewitz et al. [11] conjectured that the most powerful primitive bit-level operation might be the bit matrix multiply (BMM) instruction, which currently is found only in supercomputers like Cray [3]. They also proposed new instructions that implement simpler BMM primitive operations. However, the current code-generation techniques for these instructions mainly seek for special patterns, and efficiently taking use of these instructions still much relies on hand-coded assemble codes.

In the logic synthesis field, much research has been conducted to simplify logical expressions [15]. However, when using high-level programming languages, the bit-value accessing, computing and storing are indirectly represented and often require a series of load/shift/mask/store instructions. If the bitwise computation is not well analyzed and optimized during the high-level synthesis step, the resulting RTLs can be suboptimal. This would impose difficulty for the downstream RTL/logic synthesis and optimization to make up the QoR degradation.

Some hardware modeling languages extend high-level programming languages, and most of them support bit-accurate description. For example, SystemC [4], which is a popular modeling language based on C++, introduces bit-accurate data types to support description for bit-level access and computation. Some related works also extend a base sequential language with direct bitwise manipulation for both software and hardware. For example, [12] introduces a new object-oriented language called Lime, which can be compiled for JVM or into a synthesizable hardware description language. It provides explicit bit-numeration to describe bitwise operations. Nevertheless, most software
algorithms and a large amount of legacy code are still written in high-level software programming language.

In contrast to the previous work, our approach aims at providing bit-level transformation and optimization to assist high-level synthesis of algorithmic descriptions. Since hardware directly supports bit-value accessing and storing, while a large amount of software legacies still use load/shift/mask/store instructions to represent bitwise operation, there is a gap between function description in high-level programming languages and high-level synthesis. To deal with this problem, we propose a new intermediate representation for bitwise operations. It will facilitate bit-value analysis and provide a platform to take advantage of the existing logical expression simplification techniques before high-level synthesis.

3. PROBLEM STATEMENT

In this section we formalize the problem of transforming and optimizing the data-flow graph to greatly improve the area and performance of the generated circuits for bitwise computation-intensive applications.

We define the Bitwise-Only DFG (BO-DFG) as a data-flow graph which contains only the basic logical, shift and conversion operations, as listed in Table 1. These operations will be referred to as bitwise operations in this paper. These operations are the ones usually supported by high-level programming languages and compiler intermediate representations. Given a DFG derived from a software description, we extract all the BO-DFGs in it for further analysis and optimization. In order to represent direct bitwise accesses, we further introduce three instructions (or operations) into DFG, as shown in Table 2.

### Table 1: Basic logical, shift and conversion operations.

<table>
<thead>
<tr>
<th>Class</th>
<th>Operations</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logical</td>
<td>AND, OR, XOR, NOT</td>
</tr>
<tr>
<td>Shift</td>
<td>Shift left, Logical shift right, Arithmetic shift right</td>
</tr>
<tr>
<td>Conversion</td>
<td>Truncate, Zero-extension, Sign-extension</td>
</tr>
</tbody>
</table>

### Table 2: Additional instructions to represent bitwise access.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Symbol</th>
<th>Operands and Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>part_select</td>
<td>PSet</td>
<td>output = part_select(value, low, high)</td>
</tr>
<tr>
<td>part_set</td>
<td>PSet</td>
<td>output = part_set(value, repl, low, high)</td>
</tr>
<tr>
<td>Reverse</td>
<td>Revs</td>
<td>output = reverse(value)</td>
</tr>
</tbody>
</table>

Their semantics are defined as follows:

1) The **part_select** instruction selects the low through high bits from value as the output. The operand high should be equal to or greater than low. We use PSet to symbol it. The graph representation is shown in Figure 2 (a).

2) The **part_set** instruction replaces the bits between low and high (inclusive) of value with the lowest (high – low + 1) bits from repl, and output the result. That is the 0th bit in repl replaces the low bit in value and etc. up to the high bit. The operand high should be equal to or greater than the operand low, too. We use PSet as its symbol, and the graph representation is shown in Figure 2 (b).

3) The **reverse** instruction outputs all the bits from value in the reverse order. We use Revs as its symbol, and the graph representation is shown in Figure 2 (c).

The data-flow graph for the **bit_reverse** function with the reverse instruction is shown in Figure 3, which is much more compact than the one shown in Figure 1 (b).

![Figure 3: The data-flow graph for the bit_reverse function with the introduced reverse instruction.](image)

Let **G** (**V**, **E**) be a BO-DFG which only consists of the operations listed in Table 1. We define two types of cost functions associated with **G**: delay cost (D-cost) and component cost (C-cost). D-cost is determined by the longest path delay of **G**. C-cost, on the other hand, is the weighted sum of all nodes and edges. The nodes and edges form a component set (ComSet), and each component has an associated weight that corresponds to the estimated area of the component.

For convenience, we define two graphs **G** and **G'** as semantically equivalent if all outputs of the two circuits implementing graph **G** and graph **G'** are identical under any combination of input values. Then the problem can be formalized as follows:

**Problem**: Given a BO-DFG **G** (**V**, **E**) derived from a high-level description, which only contains the basic bitwise operations in Table 1, transform **G** into a semantically equivalent graph **G'** extended with **part_select**, **part_set** and **reverse** instructions listed in Table 2 so that C-cost or D-cost is minimized.

We believe that solving the above problem efficiently will greatly benefit the high-level synthesis for bitwise computation-intensive designs. Otherwise, in the absence of such transformation, the area and timing estimation may be inaccurate, and the high-level synthesis process can be misled and thus generate suboptimal microarchitecture. The downstream RTL or logic synthesis and optimization techniques are often too late to make up for the QoR loss caused by the mistakes during the early stage.

In the subsequent sections, we propose an approach that derives the bitwise access and operation information from the shift and mask operations in software description and simplifies the bitwise operations in this intermediate representation. Then a data-flow graph with explicit bitwise accesses is generated. With our approach, the cost can always be reduced for hardware implementations.
4. BIT-LEVEL TRANSFORMATION AND OPTIMIZATION

In this section we present our approach of analyzing and optimizing bitwise operations. The algorithm outline is shown in Figure 4. Given a data-flow graph, our algorithm will first extract the BO-DFGs in it and construct bit-flow graphs for them, which will be described in detail in Subsection 4.1. Then a series of transformations is performed to reduce some obvious computation redundancy, as presented in Subsection 4.2, and if needed, various logical expression simplification techniques can also be taken. Finally, the BFGs are transformed back to extended data-flow graphs, as presented in Subsection 4.3. The algorithm complexity will be analyzed in Subsection 4.4.

4.1 BFG Construction

We propose a new intermediate representation here for BO-DFGs. We observe that for bitwise logical operations, the computation for each bit is independent from other bits in the same variable. Thus we can transform the data-flow graph, viewing each bit as an independent element and simplifying the representation. We propose an intermediate representation called the bit-flow graph (BFG) to keep track of various types of bit-value information, such as whether the bit is a constant, whether it is equivalent to a bit from another variable, and the operation to compute this bit, etc.

BFG is similar to the data-flow graph, except that each node or edge in a BFG represents the data dependency for the width of only one bit; that is, BFG is a directed graph which shows the bit-value dependencies between operations. The main data structure of a BFG node is shown in Figure 5.

![Figure 4: Algorithm flow.](image)

**4.2 Simplifying BFG**

After a BFG is built, we simplify the BFG to eliminate redundant computations by traversing the BFG in postorder and applying the following transformation rules:

1) For a SET/NOT node, if its input node (i-node) is a SET node, we change its input node to the i-node's input node (see Figure 7 (a));
2) If the current BO-DFG node is not a leaf node, we will check its operation type and construct corresponding BFG nodes. We take an N-bit SHL (shift left) operation as an example. Assume that the shift amount is constant M. First, N BFG nodes are created. Since the lowest M bits of the result will be zero, the first M BFG nodes are all set to be zero. Then for the left (N - M) BFG nodes, the operation type for them is set to be SET and the input edges are connected to the corresponding BFG nodes of the shift variable.

The examples of BFG node construction for each class of operations are shown in Figure 7. BFG node construction for OR/XOR/NOT is similar to the construction for AND in Figure 7 (a); BFG node construction for right shift and arithmetic right shift are similar to the one for left shift in Figure 7 (b); BFG nodes construction for truncation and signed extension is similar to the one for zero-extension in Figure 7 (c). Figure 8 (a) shows the generated BFG for the bit_reverse function after direct construction.
2) For an AND/OR/XOR node, if one of its input nodes is a SET node (s-node), we change the input node to the s-node’s input node; (see Figure 9 (b));

3) For a SET/NOT node, if its input node is a CONSTANT node, we replace the SET node with the corresponding CONSTANT node (see Figure 9 (c));

4) For an AND/OR/XOR node, if both of its input nodes are CONSTANT nodes, we replace the node with a CONSTANT node, whose value is the calculated result (see Figure 9 (d));

5) For an AND node, if one of its input nodes is a CONSTANT ZERO, we replace the AND node with a CONSTANT ZERO (see Figure 9 (e)); If it is a ONE, we replace the AND node with a SET node of the other input node;

6) For an OR node, if one of its input nodes is a CONSTANT ONE, we replace the OR node with CONSTANT ONE; If it is a ZERO, we replace the OR node with a SET node of the other input node;

7) For an XOR node, if one of its input nodes is a CONSTANT ZERO, we replace the XOR node with the other input node. If it is a ONE, we replace the XOR node with the opposite of the other input node;

8) For a NOT node, if its input node is a CONSTANT node, we replace the NOT node with the opposite CONSTANT node of its input node.

Among these rules, Rules 1 to 3 are like bitwise copy propagations, while the others belong to bitwise peephole optimization using the computation rules. We can easily prove that the simplifying process of iteratively applying the upper rules is the process of reducing BFG C-cost. The D-cost will not be increased in this process, and sometimes it can be reduced as well. The simplified BFG representation of the bit_reverse function is shown in Figure 8 (b), which describes direct bit settings.

After building up the BFG, logical expression simplification techniques can be performed on this graph. Existing optimization approaches can be used to optimize the BFGs for different purposes. Since making use of the existing optimizations is not the main point of this paper, we will not further elaborate this step.

4.3 Transforming BFG to Extended DFG

In this subsection, we introduce the process of transforming a function in BFG form back to DFG form extended with the part_select, part_set and reverse operations. Transforming back to DFG form will make our bit-level optimization pass capable of being inserted into the original compiler optimization passes and the transformed DFG can be optimized by other downstream passes.

For convenience of explanation, we define consecutive BFG nodes as the BFG nodes:

i) which represent consecutive bits in a variable or a constant in the original DFG, either in the forward order or in the reverse order, or,

ii) which have the same operations and each of their input nodes is consecutive.
Please see Figure 10 for example. Since bits 0–1 of x are consecutive, two SET nodes (in the dotted border) representing setting bit 1 of z with bit 0 of x and setting bit 2 of z with bit 1 of x are consecutive BFG nodes, and we can generate one single operation: $t = \text{part\_set}(0, x, 1, 2)$ for them. Bit 0 of y is not consecutive with bit 1 of x, so we should generate a separate operation: $z = \text{part\_set}(t, y, 3, 3)$ to represent setting bit 3 of z with bit 0 of y.

![Figure 10: Example of consecutive BFG nodes.](image-url)

We call the Trans\_to\_DFG function for each BFG root to transform the BFG back to an extended DFG and then replace the corresponding original BO-DFG. The algorithm of Trans\_to\_DFG is shown in Figure 11. In the algorithm, we firstly traverse the input DAG and mark the vectors of consecutive BFG nodes corresponding to the BO-DFG root. Then we call Part\_trans\_to\_DFG function iteratively to generate DFG for each vector of consecutive BFG nodes. In Trans\_to\_DFG, the size\_of function returns the number of nodes in a node vector. The gen\_node function generates and returns a DFG node. The first argument of gen\_node indicates operation type of the node and the following arguments are the operands of the operation.

The Part\_trans\_to\_DFG algorithm is also shown in Figure 11. It takes a vector of consecutive BFG nodes as input, generates the corresponding DFG for the vector of BFG nodes, and returns the root of the generated DFG. It generates DFG nodes according to the types of the input BFG nodes: 1) If the input BFG nodes are CONSTANT nodes, it generates a constant DFG node with the value of these bits; 2) If the input BFG nodes represent consecutive bits from a variable, it firstly checks whether they represent all the bits form the variable. If not, a part\_select node is generated. Then it checks whether the bits from the variable are in reverse order to decide whether to generate a reverse node; 3) If the input BFG nodes are SET nodes, the Part\_trans\_to\_DFG function is called with a new vector containing the inputs of these BFG nodes; 4) If the input BFG nodes are NOT nodes, the Part\_trans\_to\_DFG function is called to generate a DFG for the operands. Then it generates and returns a NOT DFG node; 5) If the input BFG nodes are AND/OR/XOR nodes, the DFGs for the left and right operands are generated by the Part\_trans\_to\_DFG function and a corresponding AND/ OR/XOR DFG node is generated and returned.

This algorithm can be followed by a local common-subexpression elimination pass to reduce potential redundancy.

---

**Algorithm 1: Trans\_to\_DFG**

Input: rootVector — a vector of BFG nodes for a DFG root

Output: a pointer to the root of the generated DFG

begin
  pRoot $\leftarrow$ a pointer to a DFG node representing ZERO;
  len $\leftarrow$ size\_of(rootVector);
  switch (rootVector[0]->type)
    case CONSTANT then
      return gen\_node (CONSTANT, value\_of(rootVector));
    case VARIABLE then
      if rootVector contains BFG nodes corresponding to all the bits of a variable then
        tmpNode $\leftarrow$ Part\_trans\_to\_DFG (rootVector);
      else
        nv left $\leftarrow$ All the left operands of nodes in rootVector;
        return Part\_trans\_to\_DFG (nv left);
      endif
    case NOT then
      op\_nv $\leftarrow$ All the operands of nodes in rootVector;
      op $\leftarrow$ Part\_trans\_to\_DFG (op\_nv);
      return gen\_node (NOT, op);
    case AND/OR/XOR then
      //Generate DFG for the left and right operands recursively.
      nv\_left $\leftarrow$ All the left operands of nodes in rootVector;
      nv\_right $\leftarrow$ All the right operands of nodes in rootVector;
      l\_op $\leftarrow$ Part\_trans\_to\_DFG (nv\_left);
      r\_op $\leftarrow$ Part\_trans\_to\_DFG (nv\_right);
      //Generate DFG node for the computation.
      result $\leftarrow$ gen\_node (op\_nv->type, l\_op, r\_op);
      return result;
  endswitch
end

---

**Algorithm 2: Part\_trans\_to\_DFG**

Input: nv — a vector of consecutive BFG nodes

Output: a pointer to the root of the generated DFG

Part\_trans\_to\_DFG

begin
  len $\leftarrow$ size\_of(nv);
  switch (nv[0]->type)
    case CONSTANT then
      return gen\_node (CONSTANT, value\_of(nv));
    case VARIABLE then
      if nv contains BFG nodes representing consecutive bits from a variable in reverse order then
        tmpNode $\leftarrow$ gen\_node (PART\_SELECT, nv[0]->DFG\_Node, nv[len-1]->DFG\_Index, nv[0]->DFG\_Index);
      else
        tmpNode $\leftarrow$ gen\_node (PART\_SELECT, nv[0]->DFG\_Node, nv[0]->DFG\_Index, nv[len-1]->DFG\_Index);
      endif
    endif
    return tmpNode;
  case SET then
    nv\_set $\leftarrow$ All the operands of nodes in nv;
    return Part\_trans\_to\_DFG (nv\_set);
  case NOT then
    op\_nv $\leftarrow$ All the operands of nodes in nv;
    op $\leftarrow$ Part\_trans\_to\_DFG (op\_nv);
    return gen\_node (NOT, op);
  case AND/OR/XOR then
    //Generate DFG for the left and right operands recursively.
    nv\_left $\leftarrow$ All the left operands of nodes in nv;
    nv\_right $\leftarrow$ All the right operands of nodes in nv;
    l\_op $\leftarrow$ Part\_trans\_to\_DFG (nv\_left);
    r\_op $\leftarrow$ Part\_trans\_to\_DFG (nv\_right);
    //Generate DFG node for the computation.
    result $\leftarrow$ gen\_node (op\_nv->type, l\_op, r\_op);
    return result;
  endswitch
end

---

Figure 11: Pseudo code of Trans\_to\_DFG and Part\_trans\_to\_DFG Algorithms.
With the above algorithms, the resulted data-flow graph for the motivational example of the \textit{bit_reverse} function is the same as in Figure 3, which only uses one \textit{reverse} operation.

4.4 Algorithm Complexity
Let \( N \) denote the number of nodes in the given data-flow graph. Let \( W \) be the width of each node (if the width of the variables are different, we can take the largest one). According to the BFG construction method described in Subsection 4.1, there are at most \( (W \times N) \) BFG nodes, and the computation complexity in step 1 is \( O(W \times N) \). The computation complexities of simplifying BFG and transforming BFG back to DFG are also \( O(W \times N) \). The overall complexity is \( O(W \times N) \).

5. EXPERIMENTAL RESULTS
In this section, firstly we describe our experimental environment and results of a set of real-life designs. Then we present a study in detail about how our algorithm works on the well-known 3DES design.

5.1 Experimental Environment and Results
We have implemented our algorithm in the LLVM compiler infrastructure [13]. Two families of intrinsic functions — llvm.part.select and llvm.part.set, are available in the LLVM virtual instruction set [2]. Currently, LLVM does not provide any specific analysis or optimization on these intrinsics. Nevertheless, they are very useful for expressing how bit values flow from one variable to another, and our \textit{part.select}, \textit{part.set} and \textit{reverse} instructions can be directly mapped to these intrinsics.

For hardware implementation, we use a leading-edge commercial C-to-gates synthesis tool—AutoPilot [17] to synthesize our optimized design into RTLS. The tool can take behavior-level and system-level SystemC/C/C++ as input descriptions and is able to target either ASIC or FPGA platforms. It also provides an option to synthesize the LLVM byte code. In this experiment we use Xilinx ISE 9.2 toolset to synthesize the RTL outputs and perform placement and routing onto Xilinx Virtex-4 FPGAs [1].

Our bit-level optimization approach will benefit from proper compiler transformations, some of which are usually not default options when aiming at general-purpose processors. We apply constant propagation for constant array elements and loop unrolling when they could be beneficial to the bit-level optimization. We omit the details here since these are mature techniques and can be directly incorporated into our optimization flow.

We also perform several local transformations in advance to transform certain frequent patterns to \textit{part.select} or \textit{part.set} for further speeding up the bitwise analysis and transformation process (see Table 3).

Firstly, we have a look at the effect of our algorithm on the motivating example of \textit{bit_reverse} function. The design synthesized with our bit-level transformation pass uses zero slices and zero latency, while the design synthesized without our pass uses 43 slices and 3 clock cycles, and the clock period is 3.45ns. We can see that AutoPilot can easily generate the intended optimal implementation for the \textit{bit_reverse} function with our pass. The resulting RTL only uses simple assignments to connect the bits in the reverse order.

We further take a set of real-life designs for experiment from the cryptography and telecommunication domains, as listed in Table 4. The program profiles including the number of C lines, the number of LLVM operations, and the percentages of the bitwise operations are also shown in Table 4. Here the bitwise operations refer to the operations listed earlier in Table 1, and the percentages are collected from LLVM intermediate representations of these benchmarks.

We can see that the five benchmarks are all bitwise computation-intensive applications, with at least 46.1% bitwise operations. Table 5 presents the bit-level transformation effects on the set of designs. The “BTO” columns are collected from LLVM intermediate representations of these benchmarks optimized with our bit-level transformation pass, while the “ORIG” columns are from the ones optimized without our pass. We notice that our bit-level transformation algorithm will often generate narrower logical instructions. For example, when analyzing “\((x >> 8) \& y\)” by our pass, the bit-level transformation algorithm will see the highest 8 bits of x are all zeros. Supposing x and y are both 32-bit wide, the algorithm can generate a 24-bit AND operation instead of a 32-bit one. In order to see the exact reduction of logical

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>C Lines</th>
<th>LLVM OP</th>
<th>Bitwise OP Percentage</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>GSM_pack</td>
<td>123</td>
<td>441</td>
<td>72.8%</td>
<td>The post-stage of GSM 06.10 encoder (pack wave).</td>
</tr>
<tr>
<td>GSMunpack</td>
<td>125</td>
<td>331</td>
<td>81.6%</td>
<td>The pre-stage of GSM 06.10 decoder (unpack wave).</td>
</tr>
<tr>
<td>MD5</td>
<td>504</td>
<td>1468</td>
<td>49.9%</td>
<td>A widely used cryptographic hash function.</td>
</tr>
<tr>
<td>AES</td>
<td>1318</td>
<td>3342</td>
<td>46.1%</td>
<td>A popular algorithm used in symmetric key cryptography.</td>
</tr>
<tr>
<td>3DES</td>
<td>390</td>
<td>3975</td>
<td>89.3%</td>
<td>A popular algorithms used in symmetric key cryptography.</td>
</tr>
</tbody>
</table>

Table 3: Local transforming patterns.

<table>
<thead>
<tr>
<th>No.</th>
<th>Patterns</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>t1 = Logical_shift_right (x, a) oste part select (x, a, Width(x) – a )</td>
</tr>
<tr>
<td>2</td>
<td>t1 = Logical_shift_right (x, a); t2 = And (t1, 2^ b -1)</td>
</tr>
<tr>
<td>3</td>
<td>t1 = And (x, 2^a -1); t2 = Shift_left (t1, b)</td>
</tr>
<tr>
<td>4</td>
<td>t1 = And (x, 2^a -1); t2 = Shift_left (t1, b); t3 = And (y, 2^b)</td>
</tr>
<tr>
<td></td>
<td>t4 = part_set (y, x, b+a-1)</td>
</tr>
</tbody>
</table>

Table 4: Benchmark descriptions.
operation units, we take the bit width of logical operations in consideration and collect how many bit logical operations are used for each benchmark, as shown in the “Unit Logical OP” columns, which refer to the total number of unit And/Or/Xor/Not operations. The “Shift” columns refer to the shift operations as described in Table 1, and the “Bit Access” columns refer to the direct bit-accessing operations introduced in Table 2. We should notice that in many cases, we need one part select and one part set instructions to describe a bit connection. Although the numbers of bit-accessing operations of these benchmarks seem to be relatively large, many of these operations will be turned into wires and significant amounts of parallelism exists in these operations.

We can see from the result that our bit-level optimization algorithm can significantly reduce the unit logical operations used in the applications. For GSM_unpack, our algorithm can reduce all of the logical operations. For GSM_pack and 3DES designs, our algorithm can reduce 99.5% and 98.0% total unit logical operations separately. For AES and Md5 designs, our bit-level optimization algorithm can also reduce 53.3% and 43.1% of unit logical operations. On average, 78.8% unit logical operations can be reduced by our bit-level optimization algorithm, and all the shift operations in these benchmarks can be reduced, too. Other operations of these benchmarks are reduced by 17.8% on average, and most of the reduction is from the conversion operations listed in Table 1. We can see from the comparisons that our algorithm can efficiently transform unnecessary logical and shift instructions into direct bit-accessing instructions, without increasing other operations.

Finally, we compare the generated implementations optimized by our pass with the ones generated without our pass. Table 6 presents the results of the experiments, where the “BTO” columns refer to the experiment results using our bit-level optimization. The “ORIG” columns refer to the results which are generated by normal flow without the bit-level optimization and optimized for speed under area constraints. On average, our pass can lead to a 29.8% improvement of area, 13.6% clock period reduction and 11.4% latency optimization for these benchmarks. The experiments show that for bitwise computation-intensive applications, our algorithm can help the high-level synthesis to generate better implementations automatically. The improvement of clock periods and latencies both lead to faster acceleration. In addition, the reduction of the resource usage potentially translates to a higher speedup as we can instantiate more concurrent hardware modules on the same FPGA chip.

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Unit Logical OP</th>
<th>Shift</th>
<th>Bit Access</th>
<th>Other Operations</th>
</tr>
</thead>
<tbody>
<tr>
<td>ORIG</td>
<td>BTO</td>
<td>Reduction</td>
<td>ORIG</td>
<td>BTO</td>
</tr>
<tr>
<td>GSM_pack</td>
<td>12136</td>
<td>64</td>
<td>99.5%</td>
<td>124</td>
</tr>
<tr>
<td>GSM_unpack</td>
<td>11328</td>
<td>0</td>
<td>100.0%</td>
<td>90</td>
</tr>
<tr>
<td>MD5</td>
<td>11584</td>
<td>6592</td>
<td>43.1%</td>
<td>234</td>
</tr>
<tr>
<td>AES</td>
<td>31908</td>
<td>14916</td>
<td>53.3%</td>
<td>441</td>
</tr>
<tr>
<td>3DES</td>
<td>29584</td>
<td>588</td>
<td>98.0%</td>
<td>880</td>
</tr>
<tr>
<td>Average</td>
<td>19308</td>
<td>4432</td>
<td>78.8%</td>
<td>354</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Slices</th>
<th>CP (ns)</th>
<th>Latency (cycle)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ORIG</td>
<td>BTO</td>
<td>ORIG</td>
<td>BTO</td>
</tr>
<tr>
<td>GSM_pack</td>
<td>1301</td>
<td>624</td>
<td>4.78</td>
</tr>
<tr>
<td>GSM_unpack</td>
<td>655</td>
<td>304</td>
<td>4.47</td>
</tr>
<tr>
<td>MD5</td>
<td>2714</td>
<td>2348</td>
<td>13.52</td>
</tr>
<tr>
<td>AES</td>
<td>2799</td>
<td>2383</td>
<td>4.38</td>
</tr>
<tr>
<td>3DES</td>
<td>885</td>
<td>754</td>
<td>5.99</td>
</tr>
<tr>
<td>Average</td>
<td>29.8%</td>
<td>13.6%</td>
<td>11.4%</td>
</tr>
</tbody>
</table>

5.2 A Case Study of 3DES

In this subsection we present a case study of the 3DES design to analyze the impact of our algorithm in detail. For the sake of simplicity, we focus on the 3DES encryption algorithm (the decryption algorithm is similar and uses almost the same key functions). The main flow of the 3DES encryption is shown in Figure 12 (a). Here F represents the Feistel function, which performs the transformations shown in Figure 12 (b). The key functions of 3DES are listed in Table 7, and the percentages of different operation classes of each key function are shown in Figure 13. For each function, the column (a) refers to the original optimized LLVM implementation, while the column (b) refers to the one optimized by our bit-level transformation and is normalized to the column (a).

The initial permutation (IP), the final permutation (Inverse IP), the expansion permutation (EP) and the P-box permutation in the Feistel function (the F block in Figure 12) have similar structures. These functions all permute the bit-sequence input according to specific rules. Shift/and/or operations together complete the function of setting each bit of the output with the value of a certain bit of the input. Our algorithm is able to recognize the bit setting patterns from the bitwise operations via BFG transformation and simplifications, and converts those operations into the operations describing direct bit accesses. As shown in Table 7, for these functions, our algorithm can transform all the logical and shift operations into bit accesses (part select or part set operations). Then AutoPilot successfully generates simple assignments for those operations.
The S-box permutation in Feistel is slightly different from the above functions. In the C implementation, there are 8 s-boxes and each s-box is seen as an array of 64 items of unsigned char type. We see from the result that all the shifts and more than half of the logical operations are transformed into bit accesses, and the implementation of array index computation is optimized with our method. Then each s-box generates a 4-bit output according to its index value to construct the 32-bit output. Our algorithm does not deal with this kind of operations and the s-boxes are implemented as memory elements.

The keys used in Feistel function are generated by the key_schedule function. We find that for concise implementation in C code, this function uses several fixed-bounded loops and small constant arrays. These need extra compiler transformations to take full advantage of our bit-level transformation method. Loop unrolling and constant propagation for constant array elements are performed before our bit-level transformation and the generated result also matches the expected design. As shown in Table 7, all the logical and shift operations in the key_schedule function are successfully transformed into direct bit accesses.

As described above, we studied the C code of 3DES in details and applied additional compiler pre-transformations before our algorithm, including loop unrolling and constant propagation for constant array elements. Although the C implementation of 3DES is not described in bit-accurate manner, our algorithm can still effectively analyze bit-flow information and generate simplified bitwise operations from complex shift/and/or combinations. The final RTL matches well with the optimal implementation.

We further prototype the synthesized 3DES module as an accelerator on the Xilinx XUP board (with Virtex II Pro FPGA) [1]. This system also contains a 300MHz embedded PowerPC 405 processor and a 100MHz 32-bit wide PLB bus. We use Xilinx EDK 9.2 to synthesize the RTL outputs and perform placement and routing. With our bit-level optimization algorithm, the performance of the generated 3DES hardware accelerators can achieve about 2896X of acceleration over the software running on PowerPC and about 20X of acceleration over a 3.0GHz Intel Xeon® processor. The generated 3DES accelerator is about 5% faster than the one generated automatically without our algorithm. Meanwhile, our algorithm also reduces the FPGA resource usage by 15% which potentially translates to a higher speedup by instantiating more concurrent hardware modules on the same FPGA chip. Note that the purpose of this comparison is mainly to validate the efficacy of our algorithm’s effect. We did not tune the C code to get the best possible speedup.

### 6. CONCLUSION

In this paper we have introduced a bit-level transformation and optimization approach to assist high-level synthesis of arithmetic descriptions and FPGA-based acceleration for functions with a large amount of bitwise operations. The proposed bit-flow graph can record and propagate bit-value information, allowing bitwise analysis and optimizations. The optimized BFG is transformed back to DFG extended with a few instructions representing bit accessing clearly, so that high-level synthesis of algorithmic description can generate corresponding hardware directly. Experiments show that our algorithm can reduce slices by 29.8%, reduce clock period by 13.6% and reduce latency by 11.4% on average for the benchmarks. In the future, we plan to better

---

**Figure 12**: 3DES encryption flow.

**Figure 13**: Operation percentages of the key functions in the 3DES design.
support the complex control flows and incorporate more powerful logic synthesis optimizations.

7. ACKNOWLEDGEMENT
Financial supports from the National Science Foundation (US) under award CCF-0530261 and the Natural Science Foundation of China under award 60728205 are greatly acknowledged.

8. REFERENCES